

CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom

Error Analysis and Practical Design

By

R. del Río

F. Medeiro

B. Pérez-Verdú

J.M. de la Rosa

and

Á. Rodríguez-Vázquez

*Spanish Microelectronics Center IMSE-CNM
and University of Seville, Spain*

© **Springer**. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.

 **Springer**

A C.I.P. Catalogue record for this book is available from the Library of Congress.

ISBN-10 1-4020-4775-4 (HB)
ISBN-13 978-1-4020-4775-6 (HB)
ISBN-10 1-4020-4776-2 (e-book)
ISBN-13 978-1-4020-4776-2 (e-book)

Published by Springer,
P.O. Box 17, 3300 AA Dordrecht, The Netherlands.

www.springer.com

Printed on acid-free paper

All Rights Reserved

© 2006 Springer

No part of this work may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, microfilming, recording or otherwise, without written permission from the Publisher, with the exception of any material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work.

Printed in the Netherlands

CONTENTS

List of Abbreviations	xi
---------------------------------	----

Preface	xv
-------------------	----

CHAPTER 1

$\Sigma\Delta$ ADCs: Principles, Architectures, and State of the Art	1
--	---

1.1. Analog-to-Digital Conversion: Fundamentals	2
1.1.1. Sampling	3
1.1.2. Quantization	3
1.2. Oversampling $\Sigma\Delta$ ADCs: Fundamentals	7
1.2.1. Oversampling	7
1.2.2. Noise-shaping	8
1.2.3. Basic architecture of oversampling $\Sigma\Delta$ ADCs	11
1.2.4. Performance metrics	15
1.2.5. Ideal performance	17
1.3. Single-Loop $\Sigma\Delta$ Architectures	20
1.3.1. 1st-order $\Sigma\Delta$ modulator	20
1.3.2. 2nd-order $\Sigma\Delta$ modulator	24
1.3.3. High-order $\Sigma\Delta$ modulators	27
Stability concerns	27
Optimized $NTFs$	28
High-order topologies	31
Non-linear stabilization techniques	33
1.4. Cascade $\Sigma\Delta$ Architectures	34
1.5. Multi-Bit $\Sigma\Delta$ Architectures	43
Influence of DAC errors	45
1.5.1. Element trimming and analog calibration	46
1.5.2. Digital correction	47
1.5.3. Dynamic element matching	48
1.5.4. Dual-quantization	49
Leslie-Singh architecture	49
Single-loop $\Sigma\Delta$ Ms	50
Cascade $\Sigma\Delta$ Ms	50

1.6. Parallel $\Sigma\Delta$ Architectures	52
1.6.1. Frequency division multiplexing	53
1.6.2. Time division multiplexing	53
1.6.3. Code division multiplexing	54
1.7. State of the Art in $\Sigma\Delta$ ADCs	54
1.8. Summary	65

CHAPTER 2

Non-Ideal Performance of $\Sigma\Delta$ Modulators67

2.1. Integrator Leakage	68
Leaky integrator	68
2.1.1. Single-loop $\Sigma\Delta$ modulators	69
1st-order loop	69
2nd-order loop	70
L th-order loops	71
2.1.2. Cascade $\Sigma\Delta$ modulators	72
2.2. Capacitor Mismatch	77
2.2.1. Single-loop $\Sigma\Delta$ modulators	77
2nd-order loop	77
L th-order loops	78
2.2.2. Cascade $\Sigma\Delta$ modulators	79
2.3. Integrator Settling Error	83
2.3.1. Model for the transient response of SC integrators	84
SC integrator model	84
Transient during integration	85
Transient during sampling	88
Integration-sampling process	91
2.3.2. Validation of the proposed model	92
Comparison with experimental results	92
Comparison with traditional models	93
2.3.3. Effect of the amplifier finite gain-bandwidth product	95
Single-loop $\Sigma\Delta$ modulators	97
Cascade $\Sigma\Delta$ modulators	97
2.3.4. Effect of the amplifier finite slew rate	99
2.3.5. Effect of the switch finite on-resistance	102
Effect on an ideal integrator	102
Effect on the amplifier GB	103
Effect on the amplifier SR	105
2.4. Circuit Noise	108
2.4.1. Noise in track-and-holds	109
Track component	110

Sampled-and-held component	110
Folding-back effect	111
2.4.2. Noise in SC integrators	113
Switches controlled by ϕ_1	114
Switches controlled by ϕ_2	115
Opamp noise	116
Noise in the references	119
Total noise	120
2.4.3. Circuit noise in $\Sigma\Delta$ modulators	122
Fully-differential circuitry	123
2.5. Clock Jitter	124
2.6. Sources of Distortion	125
2.6.1. Distortion due to the non-linear capacitors	126
2.6.2. Distortion due to the amplifier non-linear gain	130
2.6.3. Distortion due to the switch non-linear on-resistance	133
2.6.4. Distortion due to the non-linear settling	138
2.7. Summary	139

CHAPTER 3

A Wideband $\Sigma\Delta$ Modulator in 3.3-V 0.35- μm CMOS 141

3.1. Design Methodology	142
3.2. Topology Selection	143
3.3. Switched-Capacitor Implementation	151
3.4. Specifications for the Building Blocks	153
3.4.1. Modulator sizing	153
Fast modulator sizing	153
Fine-tuning of blocks specs	157
3.4.2. Integrator scaling	159
3.5. Design of the Building Blocks	160
3.5.1. Amplifiers	160
Front-end amplifier	162
Remaining amplifiers	166
3.5.2. Comparators	168
3.5.3. Switches	169
3.5.4. Capacitors	170
3.5.5. Programmable A/D/A converter	173
A/D converter	173
D/A converter	174
Control circuitry	175
3.5.6. Clock phase generator	176

3.6. Layout and Prototyping	177
3.7. Experimental Results	179
3.7.1. Performance of the A/D/A converter	182
3.7.2. Influence of jitter noise	182
3.7.3. Influence of settling errors	183
3.7.4. Influence of switching noise	185
3.8. Performance Summary	188
3.9. Performance Comparison with the State of the Art	189
3.10. Summary	192

CHAPTER 4

A $\Sigma\Delta$ Modulator in 2.5-V 0.25- μm CMOS for ADSL/ADSL+ 193

4.1. Topology Selection	195
4.2. Switched-Capacitor Implementation	198
4.3. Specifications for the Building Blocks	198
4.4. Design of the Building Blocks	205
4.4.1. Amplifiers	205
Front-end amplifiers	205
Back-end amplifiers	207
Non-linearities	207
4.4.2. Comparators	209
4.4.3. Switches	210
4.4.4. Capacitors	212
4.4.5. A/D/A converter	212
A/D converter	212
D/A converter	214
4.4.6. Clock phase generator	214
4.4.7. Auxiliary blocks	215
Reference voltage generator	215
Master current generator	217
Anti-aliasing filter	217
4.5. Layout and Prototyping	217
4.6. Experimental Results	219
4.7. Performance Summary	223
4.8. Performance Comparison with the State of the Art	225
4.9. Summary	228

CHAPTER 5

A $\Sigma\Delta$ Modulator with Programmable Signal Gain for Automotive Sensor Interfaces 229

5.1. Basic Design Considerations	231
5.2. Architecture Selection and High-Level Sizing	233
5.2.1. Modulator architecture.	235
5.2.2. SC implementation	235
5.2.3. High-level sizing and building-block specifications	239
5.3. Design of the Building Blocks	239
5.3.1. Amplifiers.	239
5.3.2. Comparators	243
5.3.3. Switches	244
5.3.4. Capacitor arrays	246
5.3.5. Auxiliary blocks	246
5.4. Layout and Prototyping	249
5.5. Experimental Results.	251
5.6. Summary	256

APPENDIX A

An Expandible Family of Cascade $\Sigma\Delta$ Modulators 259

A.1. Topology Description	259
A.2. Non-Ideal Performance	263

APPENDIX B

Power Estimator for Cascade $\Sigma\Delta$ Modulators 267

B.1. Dominant Error Mechanisms	267
B.2. Estimation of Power Consumption.	269

REFERENCES 275

Index 293